Skip to content

HDL phase 1: what a SystemVerilog product needs from the platform - #79

Merged
endrix merged 5 commits into
mainfrom
feat/hdl-phase1-platform
Oct 17, 2026
Merged

endrix merged 5 commits into
mainfrom
feat/hdl-phase1-platform

ELK is told the side the producer placed a port on

0d7b93e
Select commit
Loading
Failed to load commit list.
Sign in for the full log view

Annotations

1 warning and 1 notice
test
succeeded Oct 16, 2026 in 1m 5s